基于CPLD的多路脉冲序列信号检测器设计
DOI:
作者:
作者单位:

(1.海军航空工程学院研究生管理大队,山东 烟台 264001;2.海军航空工程学院新装备培训中心,山东 烟台 264001)

作者简介:

通讯作者:

中图分类号:

TN919.3

基金项目:


Design of Multiplex Pulse Sequence Signal Detector Based on CPLD
Author:
Affiliation:

(1.Naval Aeronautical and Astronautical University Graduate Students’ Brigade,Yantai Shandong 264001,China;2.Naval Aeronautical and Astronautical University New Equipment Training Center,Yantai Shandong 264001,China)

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    用VHDL语言在CPLD器件上实现了一种多路脉冲序列信号检测器,能够用七段数码管实时显示各路已检测出序列信号数目,电路各模块用VHDL语言来描述。文章介绍了仿真信号的形成原理和电路设计方法,并给出了部分电路和仿真波形。整个多路脉冲序列信号检测器设计在一块CPLD芯片上,与其他方法设计的序列信号检测器相比,具有体积小、可靠性高、功耗低的特点。由于采用模块化的设计,对功能的修改和增加只要修改VHDL源程序,而不必更改硬件电路,从而实现数字系统硬件的软件化。

    Abstract:

    A multiplex pulse sequence signal detector can be implemented using VHDL in the CPLD, and this detector can demonstrate the number of sequence signals which were checked out by seven-segment numeric indicator. Each module is described by VHDL. The principle that generated the simulation signals and the design methods were introduced. A part of circuit and simulation waveform was presented. The whole multiplex pulse sequence signal detector was designed on a CPLD chip. Compared with other existing sequence signal detectors, the proposed system was smaller in volume, more reliable in functioning and lower in power consumption. Owing to modular design, we can amend VHDL program to add function without amending hardware circuit, so digital system can be realized by software.

    参考文献
    相似文献
    引证文献
引用本文

王凌,张兆宝,李涛.基于CPLD的多路脉冲序列信号检测器设计[J].海军航空大学学报,2009,24(5):485-488
WANG Ling, ZHANG Zhao-bao, LI Tao. Design of Multiplex Pulse Sequence Signal Detector Based on CPLD[J]. JOURNAL OF NAVAL AVIATION UNIVERSITY,2009,24(5):485-488

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2018-07-05
  • 出版日期: